

# Influence of surface processing and passivation on carrier concentrations and transport properties in AlGa<sub>x</sub>N/GaN heterostructures

X. Z. Dang and E. T. Yu<sup>a)</sup>

*Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, California 92093-0407*

E. J. Piner and B. T. McDermott

*ATMI/Epitronics, 21002 North 19th Avenue, Suite 5, Phoenix, Arizona 85027-2726*

(Received 19 February 2001; accepted for publication 2 May 2001)

The influence of surface chemical treatments and of deposition of a SiO<sub>2</sub> surface passivation layer on carrier distributions and mobility in Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN heterostructure field-effect-transistor epitaxial layer structures is investigated. Surface chemical treatments are found to exert little influence on carrier distribution and mobility. Deposition of a SiO<sub>2</sub> surface passivation layer is found to induce an increase in electron concentration in the transistor channel and a decrease in mobility. These changes are largely reversed upon removal of the SiO<sub>2</sub> layer by wet etching. These observations are quantitatively consistent with a shift in Fermi level at the Al<sub>x</sub>Ga<sub>1-x</sub>N surface of approximately 1 eV upon deposition of SiO<sub>2</sub>, indicating that the Al<sub>x</sub>Ga<sub>1-x</sub>N/SiO<sub>2</sub> interface has a different, and possibly much lower, density of electronic states compared to the Al<sub>x</sub>Ga<sub>1-x</sub>N free surface. © 2001 American Institute of Physics. [DOI: 10.1063/1.1383014]

## I. INTRODUCTION

Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN heterostructure field-effect transistors (HFETs) are currently of outstanding interest for application in high-power microwave-frequency electronic systems. Although very impressive device performance has been achieved by a number of groups,<sup>1-5</sup> pronounced current slump effects,<sup>6-8</sup> variations in device response under pulsed and variable-frequency bias conditions,<sup>9-11</sup> and microwave power degradation<sup>1,9</sup> are often observed. A variety of phenomena, including surface, interface, and bulk trap states<sup>6-8,12</sup> and dielectric response,<sup>11</sup> have been invoked to explain these effects. Surface passivation using silicon nitride has recently been found to mitigate current slump and microwave power degradation,<sup>13</sup> but a much improved understanding of these phenomena and their physical origins will be required to design, fabricate, and optimize the performance of nitride HFET structures for microwave power applications.

In this article, we describe characterization of carrier distributions and charge transport in Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN HFET epitaxial layer structures subjected to various surface treatments and passivated by deposition of SiO<sub>2</sub>. Our results indicate that deposition of SiO<sub>2</sub> on an Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN HFET epitaxial layer structure induces substantial, reversible changes in carrier distribution consistent with a large shift in the position of the Fermi level at the Al<sub>x</sub>Ga<sub>1-x</sub>N/SiO<sub>2</sub> interface compared to that at the Al<sub>x</sub>Ga<sub>1-x</sub>N surface; our observations indicate that a substantial change, possibly a large reduction, in the electronic density of states at the Al<sub>x</sub>Ga<sub>1-x</sub>N/SiO<sub>2</sub> interface occurs compared to that at a free Al<sub>x</sub>Ga<sub>1-x</sub>N surface. These results are of relevance for approaches to mitigation of current slump effects based on di-

electric passivation layers, surface passivation for other nitride-based device structures,<sup>14</sup> and metal-insulator-nitride semiconductor HFET structures in which a dielectric layer such as SiO<sub>2</sub> is incorporated within the transistor gate structure to reduce gate leakage current.<sup>15-17</sup>

## II. EXPERIMENT

The Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN HFET epitaxial layer structures used in these studies were grown by metalorganic chemical vapor deposition on sapphire substrates. Structures with either intentionally doped or nominally undoped Al<sub>x</sub>Ga<sub>1-x</sub>N barrier layers were employed. The doped-barrier sample, shown schematically in Fig. 1(a), consisted of a 3 μm nominally undoped GaN buffer layer followed by a 20 Å Al<sub>0.25</sub>Ga<sub>0.75</sub>N spacer layer, 150 Å Al<sub>0.25</sub>Ga<sub>0.75</sub>N doped with Si at a concentration of 8 × 10<sup>18</sup> cm<sup>-3</sup>, and finally, 30 Å undoped Al<sub>0.25</sub>Ga<sub>0.75</sub>N. The undoped-barrier sample, shown schematically in Fig. 1(b), consisted of a 3 μm nominally undoped GaN buffer layer followed by a 200 Å nominally undoped Al<sub>0.30</sub>Ga<sub>0.30</sub>N barrier layer. Van der Pauw patterns were fabricated on these samples using Al/Ti to form ohmic contacts. Contacts on the undoped-barrier sample were annealed in N<sub>2</sub> at 830 °C; no annealing was required to form low-resistance ohmic contacts to the doped-barrier sample.

Both types of samples were then subjected to a variety of surface treatments, after each of which Hall measurements were performed at room temperature to assess the effect of these treatments on sheet carrier concentration and mobility in the two-dimensional electron gas (2DEG) channel of the Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN HFET structures. Specifically, samples were subjected sequentially to rapid thermal annealing at 600 °C in N<sub>2</sub>, a 10–15 s etch in HCl:HF:H<sub>2</sub>O (1:1:2), a 10 s etch in 14% HF buffered oxide etch (BOE), deposition of a ~1300 Å SiO<sub>2</sub> passivation layer, and subsequent removal of

<sup>a)</sup>Electronic mail: ety@ece.ucsd.edu




FIG. 1. Schematic diagrams of  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  HFET structures with (a) doped and (b) undoped  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  barrier layers.

the passivation layer by etching in 14% HF BOE. The  $\text{SiO}_2$  passivation layer was deposited using plasma-enhanced chemical vapor deposition (PECVD) at a substrate temperature of  $300^\circ\text{C}$  and rf power level of 30 W. After each etch step described above, the sample was rinsed in deionized water and blown dry prior to measurement.

### III. RESULTS AND DISCUSSION

Figure 2 shows sheet carrier concentration  $n_s$  and Hall mobility  $\mu$  measured after each processing step described above for the doped-barrier sample. As shown in the figure, the sheet carrier concentration is essentially unaffected by annealing at  $600^\circ\text{C}$  and by etching in  $\text{HCl}:\text{HF}:\text{H}_2\text{O}$ . However, the mobility decreases slightly following each of these steps. Subsequent etching in BOE affects neither the mobility nor the sheet carrier concentration. The most noteworthy observations from Fig. 2 are that PECVD deposition of a




FIG. 2. (a) Sheet carrier concentration and (b) mobility derived from Hall measurements after annealing, surface processing treatments,  $\text{SiO}_2$  deposition, and removal of the  $\text{SiO}_2$  layer by wet etching for the doped-barrier structure shown in Fig. 1(a).




FIG. 3. (a) Sheet carrier concentration and (b) mobility derived from Hall measurements after annealing, surface processing treatments,  $\text{SiO}_2$  deposition, and removal of the  $\text{SiO}_2$  layer by wet etching for the undoped-barrier structure shown in Fig. 1(b).

$\text{SiO}_2$  layer on the  $\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}$  surface results in a significant change in both sheet carrier concentration and mobility, and that these changes are essentially reversed upon removal of the  $\text{SiO}_2$  layer by etching in BOE for 150 s. Similar behavior is evident in the undoped-barrier sample, as shown in Fig. 3. The observed changes in 2DEG properties upon deposition of the  $\text{SiO}_2$  layer are consistent with prior suggestions that  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  surface properties are closely coupled to 2DEG properties via polarization effects,<sup>18,19</sup> and the observation that removal of the  $\text{SiO}_2$  layer largely reverses these changes confirms that  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  surface properties, rather than plasma-induced damage incurred during PECVD deposition of the  $\text{SiO}_2$  layer, are the relevant factor leading to the observed changes in sheet carrier concentration and mobility. Stress within the  $\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}/\text{GaN}$  heterostructure induced by the presence of the  $\text{SiO}_2$  layer is unlikely to be a significant factor, as any change in the piezoelectric sheet charge at the  $\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}/\text{GaN}$  interface due to the  $\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}$  piezoelectric polarization field will be compensated by a corresponding change, approximately equal in magnitude and opposite in sign, in the piezoelectric sheet charge arising from stress in the GaN channel layer.<sup>18</sup>

The influence of the  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  surface on the 2DEG sheet carrier concentration can be seen most easily from a simple electrostatic analysis. Figure 4 shows the conduction-band-edge profile and electrostatic charge distribution for an  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  HFET epitaxial layer structure with a  $\text{SiO}_2$  passivation layer. Spontaneous and piezoelectric polarization effects lead to the existence of polarization-induced sheet charges at the  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  heterojunction interface,  $\sigma_{\text{pol,hj}}$ , and at the  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{SiO}_2$  interface,  $\sigma_{\text{pol,surf}}$ . The former is due to the discontinuities in strain and spontaneous polarization at the  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  heterojunction interface,




FIG. 4. Schematic diagrams of the conduction-band-edge profile and electrostatic charge distribution in an Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN HFET structure with SiO<sub>2</sub> passivation layer.

and the latter to the piezoelectric and spontaneous polarization within the Al<sub>x</sub>Ga<sub>1-x</sub>N layer. In addition to these polarization-induced charge densities are those arising from donors in the Al<sub>x</sub>Ga<sub>1-x</sub>N layer ( $eN_d$ ), charge within the SiO<sub>2</sub> layer ( $\sigma_{ox}$ ), electrons in the 2DEG ( $\sigma_{2DEG} \equiv en_s$ ), and electronic states at the Al<sub>x</sub>Ga<sub>1-x</sub>N/SiO<sub>2</sub> interface ( $\sigma_{int}$ ). In the absence of the SiO<sub>2</sub> passivation layer, states at the Al<sub>x</sub>Ga<sub>1-x</sub>N surface would lead to the existence of a surface charge  $\sigma_{surf}$ .

Following the analysis of Refs. 18 and 20, the charge density in the 2DEG is given by

$$\sigma_{2DEG} = \frac{\epsilon_b}{d} \left( \phi_b - \frac{\Delta E_c - E_f}{e} \right) - \frac{1}{2} e N_d d - \sigma_{pol,hj}, \quad (1)$$

where  $e$  is the electron charge,  $N_d$  and  $d$  are the dopant concentration within and thickness of the Al<sub>x</sub>Ga<sub>1-x</sub>N barrier layer, respectively,  $\epsilon_b$  is the dielectric constant of the Al<sub>x</sub>Ga<sub>1-x</sub>N layer,  $\Delta E_c$  is the Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN conduction-band offset,  $E_f$  is the Fermi energy at the Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN interface, and  $e\phi_b$  is the energy difference between the Fermi level and Al<sub>x</sub>Ga<sub>1-x</sub>N conduction-band edge at the Al<sub>x</sub>Ga<sub>1-x</sub>N/SiO<sub>2</sub> interface (or at the free Al<sub>x</sub>Ga<sub>1-x</sub>N surface in the absence of the SiO<sub>2</sub> passivation layer). From Eq. (1), we see that the only quantity upon which  $\sigma_{2DEG}$  depends that will be influenced by the presence of the SiO<sub>2</sub> passivation layer is  $\phi_b$ ; thus, any change in  $n_s$  induced by the presence of the SiO<sub>2</sub> layer should reflect a corresponding change in  $\phi_b$  for the Al<sub>x</sub>Ga<sub>1-x</sub>N/SiO<sub>2</sub> interface relative to that for the free Al<sub>x</sub>Ga<sub>1-x</sub>N surface.

These basic trends have been confirmed in detailed numerical simulations using a self-consistent one-dimensional Poisson solver.<sup>21</sup> In these simulations, the Al<sub>x</sub>Ga<sub>1-x</sub>N barrier thickness was assumed to be 245 Å (as determined from capacitance–voltage profiling for the undoped-barrier sample), and the background donor concentration in nomi-




FIG. 5. Sheet carrier concentrations in the Al<sub>0.25</sub>Ga<sub>0.75</sub>N/GaN 2DEG ( $n_s$ ) and the Al<sub>0.25</sub>Ga<sub>0.75</sub>N barrier ( $n_b$ ) along with their sum ( $n_{tot}$ ) determined by numerical simulation as a function of  $E_c - E_f$  at the Al<sub>0.25</sub>Ga<sub>0.75</sub>N surface for the doped-barrier structure shown in Fig. 1(a). Measured carrier concentrations before and after deposition of the SiO<sub>2</sub> passivation layer, along with the corresponding values of  $E_c - E_f$ , are indicated.

nally undoped Al<sub>x</sub>Ga<sub>1-x</sub>N regions was assumed to be  $2 \times 10^{18}$  cm<sup>-3</sup>. Polarization charge densities at the Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN interface of  $1.06 \times 10^{13}$  e/cm<sup>2</sup> and  $1.36 \times 10^{13}$  e/cm<sup>2</sup> were assumed for Al concentrations of 25% and 30%, respectively. The background donor concentrations and polarization charge densities were chosen to yield a value of  $\phi_b$  at the free Al<sub>x</sub>Ga<sub>1-x</sub>N surface consistent with measured sheet carrier concentrations and the experimental value of the Al<sub>x</sub>Ga<sub>1-x</sub>N free-surface barrier height reported by Ibbetson *et al.*<sup>19</sup>

Figures 5 and 6 show sheet carrier concentrations derived from these simulations as functions of  $\phi_b$  for samples with doped and undoped Al<sub>x</sub>Ga<sub>1-x</sub>N barriers, respectively. Sheet carrier concentrations in the 2DEG and in the Al<sub>x</sub>Ga<sub>1-x</sub>N barrier, together with their sum, are plotted. The carrier concentrations obtained from the Hall measurements reported here are sums of the carrier concentrations in the 2DEG and Al<sub>x</sub>Ga<sub>1-x</sub>N barrier, and are also indicated in the figures for samples with and without SiO<sub>2</sub> passivation layers. As shown in the figures, the change in sheet carrier concentration induced by the presence of the SiO<sub>2</sub> passivation layer corresponds to a reduction in  $\phi_b$ , upon deposition of the SiO<sub>2</sub> passivation layer, of approximately 1.0 V for the doped




FIG. 6. Sheet carrier concentrations in the Al<sub>0.30</sub>Ga<sub>0.70</sub>N/GaN 2DEG ( $n_s$ ) and the Al<sub>0.30</sub>Ga<sub>0.70</sub>N barrier ( $n_b$ ) along with their sum ( $n_{tot}$ ) determined by numerical simulation as a function of  $E_c - E_f$  at the Al<sub>0.30</sub>Ga<sub>0.70</sub>N surface for the doped-barrier structure shown in Fig. 1(b). Measured carrier concentrations before and after deposition of the SiO<sub>2</sub> passivation layer, along with the corresponding values of  $E_c - E_f$ , are indicated.

$\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}$  barrier, and of approximately 1.1 V for the undoped  $\text{Al}_{0.30}\text{Ga}_{0.70}\text{N}$  barrier. From these observations we may conclude that the electronic density of states at the  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{SiO}_2$  interface differs considerably from that of the free  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  surface; the Fermi level at the  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{SiO}_2$  interface is considerably closer to that expected for an unpinned surface, consistent with what one might expect on the basis of studies of GaN/SiO<sub>2</sub> interfaces that suggest the presence of relatively low densities of interface states.<sup>22–25</sup>

Our simulation results may also be used to assess the origins of the reduction in mobility induced by the presence of the SiO<sub>2</sub> passivation layer. Denoting the sheet carrier concentration and mobility in the 2DEG by  $n_s$  and  $\mu_{2\text{DEG}}$ , respectively, and those in the  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  barrier by  $n_b$  and  $\mu_b$ , we estimate the measured mobility  $\mu$  to be given by

$$\mu = (n_s\mu_{2\text{DEG}} + n_b\mu_b) / (n_s + n_b). \quad (2)$$

As shown in Figs. 5 and 6, the increases in carrier concentration induced by the presence of the SiO<sub>2</sub> passivation layer correspond partly to increased carrier concentrations in the  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  barrier relative to those in the 2DEG. Since the mobility in the  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  barrier is expected to be considerably lower than that in the 2DEG, a reduction in overall mobility upon deposition of the SiO<sub>2</sub> passivation layer is to be expected. From the data shown in Figs. 2(b) and 3(b) immediately prior to and following deposition of the SiO<sub>2</sub> passivation layer, we derive values of 1090 and 280 cm<sup>2</sup>/V s for  $\mu_{2\text{DEG}}$  and  $\mu_b$ , respectively, for the sample containing a doped  $\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}$  barrier, and values of 950 and 100 cm<sup>2</sup>/V s for  $\mu_{2\text{DEG}}$  and  $\mu_b$ , respectively, for the sample containing an undoped  $\text{Al}_{0.30}\text{Ga}_{0.70}\text{N}$  barrier. The values derived for  $\mu_{2\text{DEG}}$  are within expectations for  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  HFET samples, and the values for  $\mu_b$  are consistent with those derived from analysis of current-voltage characteristics in  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  HFETs.<sup>26</sup>

The observed increase in carrier concentration following deposition of the SiO<sub>2</sub> passivation layer should lead to reductions in source and drain series resistance in an  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  HFET device, resulting in an increase in transistor currents.<sup>27</sup> These expectations are consistent with studies in which an increase in saturated current density was reported following silicon nitride passivation of an  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  HFET.<sup>13</sup> The reduction in  $\phi_b$  deduced from our measurements indicates that the  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{SiO}_2$  interface contains a significantly different electronic density of states compared to that present at the free  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  surface, and studies of GaN/SiO<sub>2</sub> interfaces suggest the presence of a relatively low density of states at the nitride–SiO<sub>2</sub> interface.<sup>22–25</sup>

Studies of  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  HFET structures have also been invoked to suggest that donor-like states at the  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  surface with a density of  $1.1 \times 10^{13} \text{ cm}^{-2}$  or higher are present and become positively charged, thereby compensating much of the negative polarization charge at the  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  surface and providing carriers to the 2DEG at the  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  interface.<sup>19</sup> Should the presence of SiO<sub>2</sub> silicon nitride, or other dielectric passivation layers lead to a reduction in surface-state density, the mechanisms by which

the polarization charge at the AlGa<sub>x</sub>N surface is compensated and by which carriers are provided to the 2DEG would remain to be elucidated. Charges in the passivation layer, as indicated schematically in Fig. 4, are one possibility.

#### IV. CONCLUSIONS

We have performed detailed studies of the influence of a variety of annealing procedures, surface processing treatments, and surface passivation layers on carrier concentrations and transport properties in  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  HFET epitaxial layer structures. In previous studies, silicon nitride passivation layers have been found to lead to increased dc current density and improved rf power output in  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  HFET's,<sup>13</sup> and SiO<sub>2</sub> surface passivation was found to reduce leakage current in III–V nitride Schottky diodes.<sup>14</sup> In addition, there is growing interest in the use of SiO<sub>2</sub> as a gate insulator in III–V nitride HFETs.<sup>15,28</sup> The current studies were motivated by a desire to assess the influence of surface processing and of surface passivation layers on the electronic properties of the  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  surface and, by extension, the properties of the 2DEG in an  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  HFET structure. Our studies have shown that surface chemical treatments have little effect on 2DEG carrier concentration and produce at most a slight degradation in mobility. However, deposition of a SiO<sub>2</sub> layer by PECVD induces a significant increase in carrier concentration and decrease in mobility that is largely reversed upon removal of the SiO<sub>2</sub> layer by wet etching. The observed increases in carrier concentration and reductions in mobility are quantitatively consistent with a shift in the Fermi level at the  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  surface of approximately 1 eV towards the conduction-band edge in the presence of the SiO<sub>2</sub> layer compared to its position for the free  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  surface for Al concentrations of 25%–30%. These results indicate that the electronic density of states at the  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  surface is altered significantly, and possibly reduced, in the presence of the SiO<sub>2</sub> passivation layer. In the latter case, alternate mechanisms for compensation of polarization charge at the AlGa<sub>x</sub>N surface and for providing carriers to the 2DEG might need to be invoked.

#### ACKNOWLEDGMENT

Part of this work was supported by BMDO (Dr. Kepi Wu, DASG60-00-1-0006).

- <sup>1</sup> Y. F. Wu, B. P. Keller, P. Fini, S. Keller, T. J. Jenkins, L. T. Kehias, S. P. Denbars, and U. K. Mishra, *IEEE Electron Device Lett.* **19**, 50 (1998).
- <sup>2</sup> S. T. Sheppard, K. Doverspike, W. L. Pribble, S. T. Allen, J. W. Palmour, L. T. Kehias, and T. J. Jenkins, *IEEE Electron Device Lett.* **20**, 161 (1999).
- <sup>3</sup> G. J. Sullivan, M. Y. Chen, J. A. Higgins, J. W. Yang, Q. Chen, R. L. Pierson, and B. T. McDermott, *IEEE Electron Device Lett.* **19**, 198 (1998).
- <sup>4</sup> N. X. Nguyen, M. Micovic, W. S. Wong, P. Hashimoto, L. M. McCray, P. Janke, and C. Nguyen, *Electron. Lett.* **36**, 468 (2000).
- <sup>5</sup> Q. Chen, R. Gaska, M. Asif Khan, M. S. Shur, A. Ping, I. Adesida, J. Burm, W. J. Schaff, and L. F. Eastman, *Electron. Lett.* **33**, 637 (1997).
- <sup>6</sup> M. A. Khan, M. S. Shur, Q. C. Chen, and J. N. Kuznia, *Electron. Lett.* **30**, 2175 (1994).
- <sup>7</sup> P. B. Klein, J. A. Freitas, Jr., S. C. Binari, and A. E. Wickenden, *Appl. Phys. Lett.* **75**, 4016 (1999).

- <sup>8</sup>S. C. Binari, W. Kruppa, H. B. Dietrich, G. Kelner, A. E. Wickenden, and J. A. Freitas Jr., *Solid-State Electron.* **41**, 1549 (1997).
- <sup>9</sup>S. C. Binari, *IEEE Intel. Microwave Symp. Digest* **3.4**, 1081 (1999).
- <sup>10</sup>S. Trassaert, B. Boudart, C. Gaquiere, D. Theron, Y. Crosnier, F. Huet, and M. A. Poisson, *Electron. Lett.* **35**, 1386 (1999).
- <sup>11</sup>E. Kohn, I. Daumiller, P. Schmid, N. X. Nguyen, and C. N. Nguyen, *Electron. Lett.* **35**, 1022 (1999).
- <sup>12</sup>X. Z. Dang, P. M. Asbeck, E. T. Yu, K. S. Boutros, and J. M. Redwing, *Mater. Res. Soc. Symp. Proc.* **622**, T.28.1 (2000).
- <sup>13</sup>B. M. Green, K. K. Chu, E. M. Chumbes, J. A. Smart, J. R. Shealy, and L. F. Eastman, *IEEE Electron Device Lett.* **21**, 268 (2000).
- <sup>14</sup>V. Adivarahan, G. Simin, J. W. Yang, A. Lunev, M. Asif Khan, N. Pala, M. Shur, and R. Gaska, *Appl. Phys. Lett.* **77**, 863 (2000).
- <sup>15</sup>M. Asif Khan, X. Hu, G. Sumin, A. Lunev, J. Yang, R. Gaska, and M. S. Shur, *IEEE Electron Device Lett.* **21**, 63 (2000).
- <sup>16</sup>F. Ren *et al.*, *Solid-State Electron.* **43**, 1817 (1999).
- <sup>17</sup>M. Hong *et al.*, *J. Vac. Sci. Technol. B* **18**, 1453 (2000).
- <sup>18</sup>E. T. Yu, G. J. Sullivan, P. M. Asbeck, C. D. Wang, D. Qiao, and S. S. Lau, *Appl. Phys. Lett.* **71**, 2794 (1997).
- <sup>19</sup>J. P. Ibbetson, P. T. Fini, K. D. Ness, S. P. DenBaars, J. S. Speck, and U. K. Mishra, *Appl. Phys. Lett.* **77**, 250 (2000).
- <sup>20</sup>E. T. Yu, X. Z. Dang, L. S. Yu, D. Qiao, P. M. Asbeck, S. S. Lau, G. J. Sullivan, K. S. Boutros, and J. M. Redwing, *Appl. Phys. Lett.* **73**, 1880 (1998).
- <sup>21</sup>G. L. Snider, computer program *1D Poisson/Schrödinger: A Band Diagram Calculator*, University of Notre Dame, 1995.
- <sup>22</sup>S. Arulkumaran, T. Egawa, H. Ishikawa, T. Jimbo, and M. Umeno, *Appl. Phys. Lett.* **73**, 809 (1998).
- <sup>23</sup>H. C. Casey, Jr., G. G. Fountain, R. G. Alley, B. P. Keller, and S. P. DenBaars, *Appl. Phys. Lett.* **68**, 1850 (1996).
- <sup>24</sup>M. Sawada, T. Sawada, Y. Yamagata, K. Imai, H. Kimura, M. Yoshino, K. Iizuka, and H. Tomozama, *J. Cryst. Growth* **189/190**, 706 (1998).
- <sup>25</sup>R. Therrien, G. Lucovshi, and R. F. Davis, *Phys. Status Solidi A* **176**, 793 (1999).
- <sup>26</sup>X. Z. Dang, P. M. Asbeck, E. T. Yu, G. J. Sullivan, M. Y. Chen, B. T. McDermott, K. S. Boutros, and J. M. Redwing, *Appl. Phys. Lett.* **74**, 3890 (1999).
- <sup>27</sup>S. M. Sze, *Modern Semiconductor Device Physics* (Wiley, New York, 1998), Chap. 2.
- <sup>28</sup>N. Pala, R. Gaska, S. Rumyantsev, M. S. Shur, M. Asif Khan, X. Hu, G. Simin, and J. Yang, *Electron. Lett.* **36**, 268 (2000).