

RESEARCH ARTICLE | FEBRUARY 19 2025

Nanoscale electrical conductance and leakage currents in etched and selective-area regrown GaAs pn junctions

Tae-Hyeon Kim ; Alec M. Skipper ; Seth R. Bank ; Edward T. Yu  



J. Appl. Phys. 137, 075702 (2025)

<https://doi.org/10.1063/5.0240080>

 CHORUS



View
Online



Export
Citation

Articles You May Be Interested In

Transforming underground to surface mining operation – A geotechnical perspective from case study

AIP Conference Proceedings (November 2021)

Monthly prediction of rainfall in nickel mine area with artificial neural network

AIP Conference Proceedings (November 2021)

Estimation of Karts groundwater based on geophysical methods in the Monggol Village, Saptosari District, Gunungkidul Regency

AIP Conference Proceedings (November 2021)



Journal of Applied Physics

Special Topics Open
for Submissions

[Learn More](#)

Nanoscale electrical conductance and leakage currents in etched and selective-area regrown GaAs pn junctions

Cite as: J. Appl. Phys. **137**, 075702 (2025); doi: [10.1063/5.0240080](https://doi.org/10.1063/5.0240080)

Submitted: 24 September 2024 · Accepted: 29 January 2025 ·

Published Online: 19 February 2025



Tae-Hyeon Kim,  Alec M. Skipper,  Seth R. Bank,  and Edward T. Yu ^{a)} 

AFFILIATIONS

Microelectronics Research Center, The University of Texas at Austin, 10100 Burnet Rd., Building 160, Austin, Texas 78758, USA

^{a)}Author to whom correspondence should be addressed: ety@ece.utexas.edu

ABSTRACT

Analysis and mitigation of junction leakage currents are central to the engineering of vertical semiconductor diode structures. We have used scanning capacitance microscopy and conductive atomic force microscopy to characterize, with nanoscale spatial resolution, charge carrier distributions and local current distributions at the edges of mesa-etched and selective-area regrown vertical GaAs pn junction diodes grown by molecular-beam epitaxy. These studies indicate that wet etch-induced defect states are present on the etched surfaces of mesa structures, leading to increased local electrical conductivity that could contribute to sidewall leakage. For selective-area regrown structures, we observe an annular low-conductivity region in the vicinity of the GaAs–SiO₂ interface at the edge of regrown pn junction structures that could act to suppress current flow at the edges of pn junction diodes fabricated from selective-area regrown material. Together, these studies provide new insights into the origin of sidewall leakage currents in mesa-etched GaAs pn junction diodes and their suppression in selective-area regrown devices.

© 2025 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>). <https://doi.org/10.1063/5.0240080>

I. INTRODUCTION

Junction leakage currents play a critical role in semiconductor diodes and photodetectors. High leakage current can result in a shortened storage time in memory device applications,¹ introduce noise in imaging photodetectors,^{2,3} and degrade the signal-to-noise ratio in charge-coupled devices.⁴ Conversely, low-leakage devices can operate at elevated temperatures and have increased breakdown voltages and reduced power consumption.^{5–9} For vertical p-n and p-i-n-type structures such as diodes or photodetectors, sidewall leakage current due to etch damage has been identified as one of the major sources of leakage current paths.^{10–17} This damage includes defects from dislocation and impurities during fabrication processes. Dislocation defect density can range from 10⁷ to 10⁸ cm^{−2}.^{18,19} Impurity density mainly varies by choice of the method of fabrication and choice of substrates. For example, impurities in the nucleation and growth process of the interface cause the formation of local traps. It is reported to range 10¹³–10¹⁵ cm^{−3} in MBE grown GaAs on GaAs substrates.^{20–22} To minimize leakage currents due to etch damage and enable more complex device

designs, the selective-area growth technique has been extensively studied and applied.^{23,24}

This study presents a detailed characterization of nanoscale charge carrier distributions and current flow in mesa-etched and selective-area regrown GaAs pn junction structures using scanning capacitance microscopy (SCM) and conductive atomic force microscopy (CAFM). For the mesa-etched structure, CAFM measurements reveal elevated current flow at the etched surface of the p-type layer compared to that for the unetched p-type surface and the underlying n-type layer. SCM measurements do not show evidence of a high density of surface or near-surface trap states, but reveal carrier spillover effects in the vicinity of the pn junction that influence the interpretation of SCM spectra in these regions. For the selective-area regrown structure, CAFM measurements reveal evidence of a highly resistive region near the perimeter of the selectively grown region. This highly resistive region may, effectively, passivate selective-area regrown devices from the effects of surface leakage at the perimeter of a device by suppressing current flow from the device interior to the perimeter, suggesting that selective-area regrowth holds promise for the

19 February 2025 14:27:55

fabrication of diodes and photodetectors with very low-leakage currents.

II. EXPERIMENT

A. Sample structure

Two 300 nm-thick GaAs p-i-n junction diode structures were designed and fabricated for comparison of leakage currents in etched and selective-area regrown structures. For both, a 90 nm n-type GaAs layer was grown by molecular-beam epitaxy (MBE) with a dopant concentration of $1 \times 10^{17} \text{ cm}^{-3}$, followed by a 90 nm unintentionally doped GaAs layer with a background dopant concentration of approximately $1 \times 10^{16} \text{ cm}^{-3}$. Finally, a 120 nm p-type GaAs layer was grown with a dopant concentration of $1 \times 10^{17} \text{ cm}^{-3}$ ramped up in the last 30 nm to a concentration of $1 \times 10^{18} \text{ cm}^{-3}$. For the mesa-etched structure, circular mesas were created by wet etching to produce the structure as shown in Fig. 1(a), which we refer to as the “etched” structure. For the selective-area regrown structure, a 300 nm SiO_2 layer had been deposited and patterned with etched holes prior to MBE growth, to yield the structure shown in Fig. 1(b), which we refer to as the “regrown” structure. Both structures, thus, consisted of vertical p-i-n cylinders with diameters of 30, 50, and 100 μm .

B. Sample preparation

The GaAs pin diode was grown on an EPI Mod Gen II molecular-beam epitaxy system with a valved arsenic cracker. The material was grown at 615 $^\circ\text{C}$ with a growth rate of 0.25 $\mu\text{m/h}$ and an As_4/Ga flux ratio of 20. Periodic supply epitaxy was used to ensure selective-area growth of GaAs by promoting the desorption of polycrystalline GaAs on SiO_2 during periodic interruptions in the Ga flux.^{25,26} Periodic supply epitaxy cycles consisted of 30 s of GaAs growth followed by a 30 s pause in the Ga flux while maintaining the As flux. Silicon was used as the n-type dopant and beryllium was used as the p-type dopant. Dopant fluxes were supplied and interrupted concurrently with Ga to prevent the accumulation of dopants during growth pauses.

C. SPM measurements

SCM measurements were performed using a Bruker Dimension Icon atomic force microscopy system. DC bias voltages of -10 to $+3$ V with an AC bias voltage amplitude of 800 mV at 10 kHz were applied to determine the bias voltage dependence of carrier profiles. Conductive cobalt chromium tips (MESP-RC-V2, Bruker) were used for all SCM measurements. CAFM was performed using a Bruker Dimension Icon atomic force microscopy system in combination with a commercial current preamplifier (Ithaco 1211). Bias voltages of -4 to $+3$ V with 0.5 V step size were employed for the CAFM measurements. Conductive diamond coated tips (DDESP-V2, Bruker) were used for CAFM to minimize tip wear. Bias voltages were applied through the sample rather than through the tip to minimize degradation of the electric and physical quality of the tip.^{27,28}




FIG. 1. Schematic diagrams of (a) etched and (b) selective-area regrown GaAs pin junction structures characterized by SCM and CAFM.

III. RESULT AND DISCUSSION

SCM measurements were used to investigate the carrier profiles of the etched sample and gain insights into the electronic structure of the etched sidewall surface. Figure 2(a) shows a schematic illustration of the sample and measurement geometry. Figure 2(b) shows a topographic line plot of the etched sample extracted from an atomic force microscope (AFM) topographic image (see Fig. S1 in the supplementary material). SCM images were obtained at DC bias voltages from -10 to $+3$ V (see Fig. S1 in the supplementary material). The SCM signal as a function of position and bias voltage, extracted from line cuts across each SCM image to provide a comprehensive representation of dC/dV as a function of bias voltage and sample location, is shown in Fig. 2(c). Note that there is an observation of line-to-line variation of the SCM signals in raster scans (see Fig. S1 in the supplementary material). Figure 2(d) shows line plots of the SCM signal as a




FIG. 2. (a) Schematic illustration of etched sample structure and SCM measurement geometry. (b) Surface topography measured by AFM with boundaries between p-type, unintentionally doped (n-), and n-type epitaxial layers indicated. (c) Scanning capacitance signal (in mV) measured as a function of sample bias voltage and sample position, referenced to horizontal positions in (a). (d) SCM signal spectra extracted from data in part (c) at locations indicated by numerical labels 1–4 in parts (a)–(c).

function of bias voltage, extracted from Fig. 2(c) at the four locations marked in Figs. 2(a)–2(c).

These four specific locations exhibit represent distinct electronic behaviors that are representative of the different regions of the etched structure as indicated in Fig. 2(a). The first location, marked as location 1, corresponds to the top of the mesa of the etched sample. Location 2 corresponds to the etched surface of the

p-type layer, which has a graded dopant concentration resulting from the ramped acceptor incorporation. Location 3 corresponds to the unintentionally doped n^- region with the pn junction interface located at $4.7 \mu\text{m}$ along the horizontal axis. Location 4 corresponds to the etched surface of the n-type epitaxial layer.

To interpret the SCM measurements shown in Fig. 2, we note that the SCM signal is proportional to dC/dV_s , where V_s is the voltage applied to the sample relative to the grounded probe tip, averaged over the ac voltage modulation range. At zero sample bias ($V_s = 0$), pinning of the Fermi level at the GaAs surface for all locations leads to the formation of a depletion layer near the surface, resulting in a low value for both the capacitance and the corresponding SCM signal. Furthermore, the small size of the probe tip apex and the likely presence of surface states will increase the magnitudes of voltages required to modulate charges within the sample. Interpretation of the SCM signal spectrum is most straightforward for location 4, corresponding to the n-type GaAs layer. We observe that as V_s decreases, the capacitance gradually increases, resulting in negative values of dC/dV_s and of the SCM signal (see Fig. S1 in the supplementary material). For sufficiently negative values of V_s , electron accumulation occurs at the sample surface, resulting in a large, constant capacitance and small values for the SCM signal, as shown for location 4 in Fig. 2(d).

Very different SCM signal behavior is observed in location 3, which corresponds to the unintentionally doped GaAs region, but relatively close to the unetched or partially etched region of the p-type GaAs layer. At this location, proximity to the pn junction plays a key role in creating the observed SCM signal spectrum (see Fig. S2 in the supplementary material). At zero sample bias, the capacitance will be large due to the presence of holes that can spill over from nearby unetched p-type material. As V_s is decreased from zero, these holes are depleted, leading to a decrease in capacitance and a positive value for dC/dV_s . As V_s is further decreased, the depletion layer width in the sample decreases, leading to higher capacitance and a negative value for dC/dV_s . Finally, for sufficiently negative values of V_s , electrons accumulate at the sample surface, leading to a large, approximately constant capacitance and small values of dC/dV_s as shown for location 3 in Fig. 2(d).

Location 2 corresponds to the partially etched surface of the p-type GaAs layer with a relatively thin p-type region above the pn junction. At this location, the capacitance is small at zero sample bias due to Fermi level pinning at the GaAs surface. As V_s is decreased, we expect the thickness of the near-surface depletion layer to decrease and, simultaneously, the underlying pn junction to become forward-biased, both of which contribute to increasing capacitance and negative values for dC/dV_s (see Fig. S1 in the supplementary material). For sufficiently negative values of V_s , approximately constant capacitance and a correspondingly small value of dC/dV_s are observed, as shown for location 2 in Fig. 2(d). This could arise either from depletion extending through the p-type GaAs layer and past the pn junction or from electron accumulation at the etched surface due to carrier injection from the underlying n-type layer. Location 1 corresponds to the unetched surface of the p-type GaAs layer. The SCM signal spectrum observed in this location is similar to that observed for location 2, but with a smaller SCM signal amplitude, which we attribute to the higher p-type dopant concentration in this region of the sample structure.

The SCM measurements shown in Fig. 2 confirm the expected dopant distribution but do not show direct evidence of the presence of trap states that might influence sidewall leakage current. In contrast, CAFM measurements performed on the same structure suggest the presence of electrically conductive defect states on or near certain regions of the etched surface. We conjecture that the CAFM measurements are more sensitive, compared to SCM, to the presence of such defect states as their presence even in relatively low concentrations can have a substantial effect on local electrical conductivity. Figure 3(a) shows a schematic illustration of the sample and measurement geometry employed for CAFM measurements on the etched structure.

With a projected mesa length of $10\text{ }\mu\text{m}$ along the x-axis, the p-n interface was situated at $5.1\text{ }\mu\text{m}$, and the n-n interface at $7.6\text{ }\mu\text{m}$ as indicated in the topographic profile shown in Fig. 3(b). CAFM images were obtained at bias voltages from -4 to $+5\text{ V}$ (see Fig. S3 in the supplementary material). Variations in CAFM signal from line to line have been observed. 500 nm in the y-axis at the center of the images has been selected to adequately represent each location (see Figs. S3 and S4 in the supplementary material). Figure 3(c) shows the measured local current as a function of position and bias voltage. Figure 3(d) shows current-voltage spectra extracted from the bias-dependent CAFM images at four selected locations, indicated in Figs. 3(a)–3(c). Location 1 corresponds to the top of the mesa of the etched sample. Location 2 corresponds to the etched surface of the p-type layer, which has a graded dopant concentration resulting from the ramped acceptor incorporation. Location 3 corresponds to the unintentionally doped n[−] region with the pn junction interface located at $5.1\text{ }\mu\text{m}$ along the horizontal axis. Location 4 corresponds to the etched surface of the n-type epitaxial layer.

In location 4 (etched surface of n-type GaAs epitaxial layer), the current-voltage characteristic shown in Fig. 3(d) behaves as expected. For negative sample bias voltages, the tip-sample metal-semiconductor contact is forward-biased, and significant current begins to flow for V_s near -1 V . For positive sample bias voltages, we observe current flow at voltages of approximately 3 V and larger, corresponding to significant but not necessarily unexpected reverse-bias leakage current at the tip-sample contact. In location 3, corresponding to the etched surface of the unintentionally doped n[−] region, we observe qualitatively similar current-voltage behavior as observed for location 4, but with lower overall electrical conductance arising from the reduced n-type dopant concentration in this region. Location 2 corresponds to the etched surface of the p-type GaAs layer. This region would be expected to exhibit a more negative turn-on voltage for current flow than location 3, as current flow would be associated with turn-on of the forward-biased pn junction below the surface, rather than the tip-sample metal-n-type semiconductor contact present at location 3. However, we observe turn-on of current flow at less negative sample bias voltages for location 2 compared to location 3, suggesting the presence of defects near the etched surface of region 2 that enable increased current flow. This behavior is observed across the entirety of the etched p-type surface region, suggesting that these defects are present on most or all of the etched surfaces of the p-type region. At location 1, corresponding to the unetched p-type surface, current flow is observed only for more negative sample bias




FIG. 3. (a) Schematic illustration of etched sample structure and CAFM measurement geometry. (b) Surface topography measured by AFM with boundaries between p-type, unintentionally doped (n-), and n-type epitaxial layers indicated. (c) Local electrical current measured as a function of sample bias voltage and sample position, referenced to horizontal positions in (a). (d) Local current-voltage characteristics extracted from data in part (c) at locations indicated by numerical labels 1–4 in parts (a)–(c).

voltages, as expected for p-type GaAs with an underlying pn junction. The increased magnitude of the turn-on voltage for the unetched p-type surface compared to that for the etched surface is also consistent with the presence of elevated electrical conductance associated with surface or near-surface etch damage in the p-type GaAs layer. The use of phosphoric acid (H_3PO_4) in the wet etching process may introduce morphologic enhancement, higher ideality factor, and higher dark current.^{29–31}

19 February 2025 14:27:55

Figure 4 shows a schematic illustration of the sample and measurement geometry employed for CAFM measurements on the regrown structure. AFM topographic and CAFM images were obtained for this structure at sample bias voltages ranging from -5 to 3 V (see Fig. S4 in the supplementary material), from which the topographic line profile shown in Fig. 4(b) was extracted. Some modulation of the surface height is observed near the GaAs–SiO₂ interface. This occurs because of the non-uniform diffusion of Ga adatoms and shadowing effects caused by the SiO₂ during growth.




FIG. 4. (a) Schematic illustration of selective-area regrown sample structure and CAFM measurement geometry. (b) Surface topography measured by AFM with the boundary between GaAs and SiO₂ regions indicated. (c) Local electrical current measured as a function of sample bias voltage and sample position, referenced to horizontal positions in (a). (d) Local current–voltage characteristics extracted from data in part (c) at locations indicated by numerical labels 1–4 in parts (a)–(c).

However, cross-sectional SEM imaging of such samples (see Fig. S5 in the supplementary material) indicates that the full GaAs pn junction structure remains present in this region. Figure 4(c) shows the measured local current as a function of position and sample bias voltage, extracted from the CAFM images shown in Fig. S4 in the supplementary material. Figure 4(d) shows current–voltage characteristics extracted from the locations indicated in Figs. 4(a)–4(c). Location 1 corresponds to the regrown GaAs structure, away from the GaAs–SiO₂ interface. In this location, current–voltage behavior generally similar to that observed for the unetched top surface of the etched sample structure is observed. Turn-on of current flow at V_s of approximately -2 V occurs, corresponding to forward bias applied to the underlying pn junction. Very different behavior is observed at location 2. Here, much lower current flow and electrical conductance are observed at all sample bias voltages, with a turn-on of current flow at a negative sample bias voltage of approximately -4 V. Location 3 corresponds to the GaAs region adjacent to the GaAs–SiO₂ interface and exhibits current–voltage behavior similar to that observed in location 1, indicating that the region of decreased electrical conductance exemplified by location 2 is localized to an annulus near but not extending to the edge of the regrown GaAs region. Location 4 corresponds to the SiO₂ layer, for which, as expected, negligible current flow is observed. The observation at location 3 of increased turn-on voltage magnitude at negative sample bias with modest current flow for positive sample bias suggests the formation of a low-conductivity semiconductor region extending below the GaAs surface that would suppress current flow between the interior and edge of a diode device structure fabricated from the regrown GaAs region and correspondingly reduce the contribution of sidewall currents flowing at or near the GaAs–SiO₂ interface to the diode’s reverse-bias leakage current.

IV. CONCLUSION

We have used SCM and CAFM to characterize local carrier distributions and electrical current flow in mesa-etched and selective-area regrown GaAs pn junction structures grown by MBE. These studies help to explain the origin of sidewall leakage currents observed in mesa-etched vertical pn junction diodes, and the absence of such currents in selective-area regrown devices. Specifically, CAFM characterization of the etched surface of the mesa-etched sample reveals that defect states are present on the etched surfaces of the mesa-etched structures and that these defects lead to increased local electrical conductivity that is expected to contribute to sidewall leakage currents that are frequently observed in etched mesa diode device structures. CAFM characterization of GaAs pn junction structures created by selective-area regrowth within SiO₂ cavities on GaAs substrates reveals the presence of an annular low-conductivity region in the vicinity of the vertical GaAs–SiO₂ interface at the edge of the pn junction diode that could act to suppress current flow at the edges of pn junction diode device structures fabricated from selective-area regrown material. Together, these studies provide insights into the origins of sidewall leakage currents in mesa-etched GaAs pn junction diodes, and their suppression in selective-area regrown devices by observation of low conductivity region near the periphery of the GaAs–SiO₂ interface. Finally, SCM measurements performed on pn junction

19 February 2025 14:27:55

cross sections exposed by mesa etching reveal unique aspects of measurements on exposed cross sections of pn junction structures due to carrier motion within the sample in directions parallel to the tip axis. Specifically, tip bias-induced carrier spillover effects from p- or n-type electrode regions into the pn junction depletion region produce unusual SCM contrast and spectroscopic behavior near the exposed pn junction cross section. These observations are expected to help inform the interpretation of cross-sectional scanned probe measurements of a variety of electronic device structures at submicrometer to nanometer scales.

SUPPLEMENTARY MATERIAL

See the [supplementary material](#) for additional information about the SCM and KPFM images, SCM analysis method with energy band diagram, and the SEM image of regrown GaAs pn junction near the GaAs/SiO₂ interface.

ACKNOWLEDGMENTS

Part of this work was supported by the National Science Foundation through Grant No. DMR-1905287 and the National Aeronautics and Space Administration (NASA) under Grant No. 80NSSC23K1343. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of NASA. This work was performed in part at the University of Texas Microelectronics Research Center, a member of the National Nanotechnology Coordinated Infrastructure (NNCI), which is supported by the National Science Foundation (Grant No. ECCS-2025227).

AUTHOR DECLARATIONS

Conflict of Interest

The authors have no conflicts to disclose.

Author Contributions

Tae-Hyeon Kim: Conceptualization (equal); Data curation (equal); Formal analysis (equal); Investigation (equal); Methodology (equal); Software (equal); Validation (equal); Visualization (equal); Writing – original draft (equal); Writing – review & editing (equal). **Alec M. Skipper:** Conceptualization (supporting); Formal analysis (supporting); Investigation (equal); Methodology (supporting); Resources (lead). **Seth R. Bank:** Conceptualization (equal); Formal analysis (supporting); Funding acquisition (equal); Methodology (equal); Project administration (equal); Supervision (equal); Writing – review & editing (supporting). **Edward T. Yu:** Conceptualization (equal); Formal analysis (equal); Funding acquisition (equal); Investigation (equal); Project administration (equal); Supervision (equal); Validation (equal); Visualization (equal); Writing – review & editing (equal).

DATA AVAILABILITY

The data that support the findings of this study are available within the article and its [supplementary material](#).

REFERENCES

- 1J. L. Chen, H. M. Chen, and J. Y. Lee, *Appl. Phys. Lett.* **69**, 4011–4013 (1996).
- 2P. C. Joshi and S. B. Krupanidhi, *J. Appl. Phys.* **73**, 7627–7634 (1993).
- 3M. D. Thompson, A. Alhodaib, A. P. Craig, A. Robson, A. Aziz, A. Krier, J. Svensson, L. Wernersson, A. M. Sanchez, and A. R. J. Marshall, *Nano Lett.* **16**, 182–187 (2016).
- 4R. Ogden and J. M. Wilkinson, *J. Appl. Phys.* **48**, 412–414 (1977).
- 5P. J. Ker, A. R. J. Marshall, A. B. Krysa, J. P. R. David, and C. H. Tan, *IEEE J. Quantum Electron.* **47**, 1123–1128 (2011).
- 6S. R. Bahl, M. H. Leary, and J. A. del Alamo, *IEEE Trans. Electron Devices* **39**, 2037–2043 (1992).
- 7Y. Zhang, M. Sun, H.-Y. Wong, Y. Lin, P. Srivastava, C. Hatem, M. Azize, D. Piedra, L. Yu, T. Sumitomo, N. A. de Braga, R. V. Mickevicius, T. Sumimoto, and T. Palacios, *IEEE Trans. Electron Devices* **62**, 2155–2161 (2015).
- 8Y. Wang, M. E. Liao, K. Huynh, W. Olsen, J. C. Gallagher, T. J. Anderson, X. Huang, M. J. Wojcik, and M. S. Goorsky, *ECS J. Solid State Sci. Technol.* **11**, 065006 (2022).
- 9H. W. Shin and J. Y. Son, *J. Appl. Phys.* **134**, 184101 (2023).
- 10W. K. Henson, N. Yang, S. Kubicek, E. M. Vogel, J. J. Wortman, K. De Meyer, and A. Naem, *IEEE Trans. Electron Devices* **47**, 1393–1400 (2000).
- 11S. W. Pang, W. D. Goodhue, T. M. Lyszczarz, D. J. Ehrlich, R. B. Goodman, and G. D. Johnson, *J. Vac. Sci. Technol. B* **6**, 1916–1920 (1988).
- 12W. C. Chang, T. C. Cheng, and K. F. Yarn, *J. Optoelectron. Adv. Mater.* **8**, 329–332 (2006).
- 13P. G. Neudeck, J. S. Kleine, S. T. Sheppard, B. T. McDermott, S. M. Bedair, J. A. Cooper, Jr., and M. R. Melloch, *Appl. Phys. Lett.* **58**, 83–85 (1991).
- 14W. González Filho, M. Borga, K. Geens, D. Cingu, U. Chatterjee, S. Banerjee, A. Vohra, H. Han, A. Minj, H. Hahn, M. Marx, D. Fahle, B. Bakeroot, and S. Decoutere, *Sci. Rep.* **13**, 15931 (2023).
- 15S. W. Pang, *J. Electrochem. Soc.* **133**, 784 (1986).
- 16A. Georgakilas, P. Panayotatos, J. Stoemenos, J.-L. Mourrain, and A. Christou, *J. Appl. Phys.* **71**, 2679–2701 (1992).
- 17F. S. Choi, J. T. Griffiths, C. Ren, K. B. Lee, Z. H. Zaidi, P. A. Houston, I. Guiney, C. J. Humphreys, R. A. Oliver, and D. J. Wallis, *J. Appl. Phys.* **124**, 055702 (2018).
- 18M. Tachikawa and H. Mori, *Appl. Phys. Lett.* **56**, 2225–2227 (1990).
- 19Y.-S. Chang, S. Naritsuka, and T. Nishinaga, *J. Cryst. Growth* **312**, 629–634 (2010).
- 20W. H. Koschel, R. S. Smith, and P. Hiesinger, *J. Electrochem. Soc.* **128**, 1336 (1981).
- 21B. J. Skromme, S. S. Bose, B. Lee, T. S. Low, T. R. Lepkowski, R. Y. DeJule, G. E. Stillman, and J. C. M. Hwang, *J. Appl. Phys.* **58**, 4685–4702 (1985).
- 22N. Chand, *J. Cryst. Growth* **97**, 415–429 (1989).
- 23K. Hiramatsu, K. Nishiyama, A. Motogaito, H. Miyake, Y. Iyechika, and T. Maeda, *Phys. Status Solidi A* **176**, 535 (1999).
- 24D. Dede, F. Glas, V. Piazza, N. Morgan, M. Friedl, L. Güniat, E. Nur Dayi, A. Balgarkashi, V. G. Dubrovskii, and A. Fontcuberta i Morral, *Nanotechnology* **33**, 485604 (2022).
- 25T. Nishinaga and G. Bacchin, *Thin Solid Films* **367**, 6–12 (2000).
- 26D. J. Ironside, A. M. Skipper, T. A. Leonard, M. Radulaski, T. Sarmiento, P. Dhingra, M. L. Lee, J. Vučković, and S. R. Bank, *Cryst. Growth Des.* **19**, 3085–3091 (2019).
- 27D. M. Schaadt and E. T. Yu, *J. Vac. Sci. Technol. B* **20**, 1671–1676 (2002).
- 28J. Sumner, R. A. Oliver, M. J. Kappers, and C. J. Humphreys, *J. Appl. Phys.* **106**, 104503 (2009).
- 29A. A. Kareem, H. K. Rasheed, A. R. Polu, S. T. C. L. Ndruru, K. S. Rabadanov, and T. Alomayri, *J. Mater. Sci.: Mater. Electron.* **34**, 1456 (2023).
- 30R. Chaghi, C. Cervera, H. Ait-Kaci, P. Grech, J. B. Rodriguez, and P. Christol, *Semicond. Sci. Technol.* **24**, 065010 (2009).
- 31J. Na and S. Lim, *J. Ind. Eng. Chem.* **102**, 35–43 (2021).