• Skip to main content
  • Skip to primary sidebar
UT Shield
The University of Texas at Austin

Archives for November 2010

November 11, 2010, Filed Under: Computer Hardware

Optimizing AMD Opteron Memory Bandwidth, Part 5: single-thread, read-only

Single Thread, Read Only Results Comparison Across Systems In Part1, Part2, Part3, and Part4, I reviewed performance issues for a single-thread program executing a long vector sum-reduction — a single-array read-only computational kernel — on a 2-socket system with a pair of AMD Family10h Opteron Revision C2 (“Shanghai”) quad-core processors.… read more 

November 9, 2010, Filed Under: Computer Hardware

Optimizing AMD Opteron Memory Bandwidth, Part 4: single-thread, read-only

Following up on Part 1 and Part 2, and Part 3, it is time to into the ugly stuff — trying to control DRAM bank and rank access patterns and working to improve the effectiveness of the memory controller prefetcher. Background: Banks and Ranks The DRAM installed in the system… read more 

November 9, 2010, Filed Under: Computer Hardware

Optimizing AMD Opteron Memory Bandwidth, Part 3: single-thread, read-only

Following up on Part 1 and Part 2, it is time to look at adding explicit prefetching to try to increase read bandwidth. About Prefetching The AMD Opteron Family10h processors have two different “hardware” prefetch mechanisms, and also allow “software” prefetch instructions. The “core prefetcher” is (as the name implies)… read more 

  • Page 1
  • Page 2
  • Go to Next Page »

Primary Sidebar

Recent Posts

  • Single-core memory bandwidth: Latency, Bandwidth, and Concurrency
  • Dr. Bandwidth is moving on…
  • The evolution of single-core bandwidth in multicore systems — update
  • “Memory directories” in Intel processors
  • The evolution of single-core bandwidth in multicore processors

Tags

accelerated computing arithmetic cache communication configuration coprocessor Distributed cache DRAM Hash functions high performance computing Knights Landing memory bandwidth memory latency microprocessors MMIO MTRR Multicore processors Opteron STREAM benchmark synchronization TLB Virtual Memory Xeon Phi

UT Home | Emergency Information | Site Policies | Web Accessibility | Web Privacy | Adobe Reader

© The University of Texas at Austin 2025