• Skip to main content
  • Skip to primary sidebar
UT Shield
The University of Texas at Austin

STREAM benchmark

April 25, 2023, Filed Under: Computer Architecture, Computer Hardware, Performance

The evolution of single-core bandwidth in multicore processors

The primary metric for memory bandwidth in multicore processors is that maximum sustained performance when using many cores.  For most high-end processors these values have remained in the range of 75% to 85% of the peak DRAM bandwidth of the system over the past 15-20 years — an amazing accomplishment… read more 

April 2, 2020, Filed Under: Computer Architecture, Performance

The Surprising Effectiveness of Non-Overlapping, Sensitivity-Based Performance Models

This was a keynote presentation at the “2nd International Workshop on Performance Modeling: Methods and Applications” (PMMA16), June 23, 2016, Frankfurt, Germany (in conjunction with ISC16). The presentation discusses a family of simple performance models that I developed over the last 20 years — originally in support of processor and… read more 

March 4, 2019, Filed Under: Performance, Reference

Timing Methodology for MPI Programs

While working on the implementation of the MPI version of the STREAM benchmark, I realized that there were some subtleties in timing that could easily lead to inaccurate and/or misleading results.  This post is a transcription of my notes as I looked at the issues…. Primary requirement: I want a… read more 

  • Page 1
  • Page 2
  • Page 3
  • Page 4
  • Go to Next Page »

Primary Sidebar

Recent Posts

  • Single-core memory bandwidth: Latency, Bandwidth, and Concurrency
  • Dr. Bandwidth is moving on…
  • The evolution of single-core bandwidth in multicore systems — update
  • “Memory directories” in Intel processors
  • The evolution of single-core bandwidth in multicore processors

Tags

accelerated computing arithmetic cache communication configuration coprocessor Distributed cache DRAM Hash functions high performance computing Knights Landing memory bandwidth memory latency microprocessors MMIO MTRR Multicore processors Opteron STREAM benchmark synchronization TLB Virtual Memory Xeon Phi

UT Home | Emergency Information | Site Policies | Web Accessibility | Web Privacy | Adobe Reader

© The University of Texas at Austin 2025