This article covers the operation, design aspects, and a methodology for a direct current to direct current (DC-DC) power electronic based on the notes from Dr. Hanson’s Fundamentals of Power Electronics course and Dr. Flynn’s Power Electronics Lab prioritized through my experiences in UT design teams and internships.

Power electronic are electronic circuits that process power as opposed to most other electronics that process information. The most well-known power electronics are:

- Buck Converters
- Boost Converters
- Buck Boost Converters
- Low Dropout Regulators
- Isolated DC-DC Converters
- Rectifiers
- Inverters
- Isolators
- Coulomb Counters
- Battery Changers
- Motor Drives
- Alternators
- Power Management Integrated Circuits (PMIC)

This article will focus on the first electronic, but many of the principles covered here are generally applicable to the field. The reason for focusing on buck converters is that they are the mostly likely to have a discrete single board implementation with many factors left in the electronic designer’s hands. Grid and high voltage electronics are also discrete, but their dangerous and critical operation requires more professionalism than this article assumes. As a side note, MPICs are unique in their ability to integrate many power electronic functions into a small form factor.
Buck Converters

Buck converters are the workhouse of the power electronic world. What most people need is a way to get a low voltage than what they have, and bucks balance efficiency and complexity to get that lower voltage.

Operation

Buck converters move the same power to a lower voltage and an appropriately higher current by turning the input on (Vin) and off (GND) with a transistor switch then filtering to regain a DC output with an LC filter. Ideally neither step consumes any power, so the output to input current ratio should inversely follow the output to input voltage ratio. The filter must be sized for the speed that the switch is being flipped called the switching frequency (fsw), and the proportion of switching time that the switch is connected to the input is called the duty cycle (D). This switching on and off of the input is called pulse width modulation (PWM) because the output is going to end up being a function of the width (D).

\[
\text{Period} = T_{sw} = \frac{1}{f_{sw}} \\
\text{Duty Cycle} = D = \frac{t_{on}}{T_{sw}}
\]

Equation 1

Equation 2
To find the output voltage in terms of the duty cycle we can use the fact that the inductor is in periodic steady state meaning that the sum of the inductor voltages over the switching period is zero. The following equations are KVL for the outside loop when the top switch is closed for (DT) amount of time and the bottom is open and vice versa for (1-D)T time.

\[ DT:\quad V_L = V_{in} - V_{out} \]  
Equation 3

\[ (1-D)T:\quad V_L = -V_{out} \]  
Equation 4

Solving for (Vout) gives the approximate transfer function of the buck. The only assumption made is the fact that (Vout) is a constant across the two switching phases.

\[ V_{out} = DV_{in} \]  
Equation 5

The peak-to-peak ripple of the inductor current can be found with this approximation as well. Faraday’s law adopted to inductors Equation 6 can be rewritten at Equation 7 for ease of use. During the positive duty cycle (DT) current in the inductor will rise by Equation 8, and during the negative duty cycle (1-D)T the same change in current will occur with a negative sign.

\[ V_L = L \frac{dI_L}{dt} \]  
Equation 6

\[ \Delta I_L = \frac{V_L}{L} \Delta T \]  
Equation 7

\[ \Delta I_L = \frac{V_{in} - V_{out}}{L} DT \]  
Equation 8

\[ \Delta I_L = \frac{-V_{out}}{L} (1-D)T \]  
Equation 9

An output voltage ripple can be defined using the area under the positive capacitor current divided its capacitance. Using the periodic steady state analysis now on the capacitor, the sum of the currents through the capacitor over the period must be zero. None of the DC current through the inductor can flow though the capacitor. We assume that all the inductor ripple current travels through the capacitor due to its low impedance at the switching frequency compared to the load.

\[ I_c = C \frac{dv_c}{dt} \]  
Equation 10

\[ \Delta V_{out} = \frac{\Delta Q}{C} = \frac{1}{2} \frac{T}{2} \frac{\Delta I_L}{C} = \frac{\Delta I_L}{8C} T \]  
Equation 11
Design Aspects

Now that we have covered the basic operation of the buck converter, there is a laundry list of concerns and options when it comes to design. Here is what we want from a buck converter:

_Tight Output Voltage Ripple_: Most electronics we are powering cannot tolerate large supply changes at speeds we would like to switch at. Equation 11 represents the output voltage ripple added to the supply due to switching. Additional ripple is added by the equivalent series resistance (ESR) of the output capacitor noting that the voltage waveforms are 90 degrees out of phase.

\[ \Delta V_{\text{out with ESR}} = \Delta I_L \sqrt{\frac{T^2}{64C^2} + ESR^2} \]  

Equation 12

_Tight Load Regulation_: Load regulation is the variation of the output voltage across a range of load currents. Most electronics draw different currents depending on what they are doing, but they will work best with a consistent supply voltage across their current needs. Load regulation is largely set by the precision of the feedback network.

_High Efficiency_: We want to process the power without losing much of it. Losses can lead to excess heat and significant battery life shortening. Equation 13 gives a measurable expression for what needs to be optimized, but \((V_{\text{out}}), (V_{\text{in}}), \text{ and } (I_{\text{out}})\) are usually specified leaving \((I_{\text{in}})\) to be minimized to Equation 14.

\[ \text{Efficiency: } \eta = \frac{P_{\text{out}}}{P_{\text{in}}} = \frac{V_{\text{out}}I_{\text{out}}}{V_{\text{in}}I_{\text{in}}} \]  

Equation 13

\[ I_{\text{in ideal}} = DI_{\text{out}} \]  

Equation 14

_Transient Settling Time_: The transient time is given by the time it takes for the output voltage to settle within some tolerance of the desired output. The system wants to turn on as fast as possible to accomplish the task at hand, and nothing can run before it is smoothly powered.

_Size_: The volume and weight of a buck converter can severely limit what systems it goes into. All else equal, the smaller the solution means there are more problems it can solve. Smartphones will be a hard sell for discrete buck converters, but vehicles can have dozens. Every millimeter cubed saved can bring new customers and projects to your designs.

_Thermals_: In hot environments resistances get larger, capacitor dielectric permittivity get lower, inductor permeability shrinks, indicators more readily saturate, and capacitor breakdown voltages lower. Heat can shorten the life of many electronics. Reducing losses means reducing the heat produced by our buck converter.

_Electromagnetic Interference (EMI):_ A switching power electronic is not only responsible for the waves it interjects back into the source but also the waves propagating into the air. In a radio since, switching frequencies are usually classified in the low frequency(30-300kHz) to medium frequency(300kHz-3MHz) spectrums, so long traces can unfortunately still be radiators.
Switching Scheme

The basic buck converter has two switching scheme options, asynchronous or synchronous.

Asynchronous  Asynchronous uses a diode to make the negative duty cycle ground connection in the switching loop. This is usually more lossy as we will show, but it requires no gate driving. Some size benefits can be made with a diode solution when the losses are admissible. Current must remain positive in the inductor if systems dynamics are evaluated with continuous current in the inductor.

![Asynchronous Buck Converter](image)

Asynchronous Buck Converter

Synchronous  Synchronous switching with the use of another transistor can have lower losses, but requires some rise in complexity to drive the lower gate. Most discrete solutions can accomplish synchronous switching without adding additional components to the board, so it is usually the practical switching method.

Losses

Losses are the next most important design aspect after size. A flexible solution is above 90% efficient with compromises across large loads. The three main losses in power converters are conduction losses from resistance or voltage drop in the current path, switching losses from changing capacitances around the switching node, and core losses from the magnetic material operating at the switching frequency.

![Synchronous Loss Sources Considered](image)

Synchronous Loss Sources Considered
Asynchronous Loss Sources Considered

Conduction losses include the on resistance of the transistors and the copper loss of the inductor winding. If the converter is asynchronous than the bottom conduction loss is given by \( P_{\text{D}} \).

RMS currents are used for all but the diode because the voltage across the diode is modeled as a constant forward voltage.

\[
P_{\text{on\ TOP}} = \frac{R_{\text{on}}I_{\text{out}}^{2}V_{\text{out}}}{V_{\text{in}}} \left( 1 + \frac{R_{L}^{2}}{3} \right) \quad \text{Equation 15}
\]

\[
P_{\text{on\ BOTTOM}} = \frac{R_{\text{on}}I_{\text{out}}^{2}(V_{\text{in}} - V_{\text{out}})}{V_{\text{in}}} \left( 1 + \frac{R_{L}^{2}}{3} \right) \quad \text{Equation 16}
\]

\[
P_{\text{cu}} = R_{\text{cu}}I_{\text{out}}^{2} \left( 1 + \frac{R_{L}^{2}}{3} \right) \quad \text{Equation 17}
\]

\[
P_{\text{D}} = \frac{V_{\text{F}}I_{\text{out}}(V_{\text{in}} - V_{\text{out}})}{V_{\text{in}}} \quad \text{Equation 18}
\]

Switching losses are based on the collapse of change when a capacitor across the switch is shorted by the switch closing. These capacitors include the capacitor from drain to source \((\text{Coss})\) called the switching loss itself and the capacitor from gate to source \((\text{Ciss} – \text{Crss})\) called the gating loss. When a capacitor is changed it holds the energy given in Equation 20. This energy is lost every time the capacitor is shorted by the switch. Additionally, it takes just as much energy to recharge the capacitor in the next cycle. With this energy being lost every switching event, power is just the energy lost time the events per second. There is a similar loss for series inductance for the switch opening, but these losses are usually minuscule. The bottom device is considered “Soft Switched” if the voltage is given time to naturally fall to zero before the switch is closed meaning that no change is wasted by shorting. Soft Switching is always achieved in the asynchronous case, but the time between the top switching opening to the bottom switch closing must be sufficient for the body diode of the bottom switch to ensure soft switching in the synchronous case. This time frame is called the dead time because no active switch is conducting to the switching node.

\[
E_{\text{cap}} = \frac{1}{2} CV^{2} \quad \text{Equation 20}
\]

\[
P_{\text{sw}} = \frac{1}{2} C_{\text{oss}} V_{\text{in}}^{2} f_{\text{sw}} \quad \text{Equation 21}
\]

\[
P_{\text{gating}} = C_{\text{gs}} V_{g}^{2} f_{\text{sw}} \quad \text{Equation 22}
\]
Core losses encompasses all the other losses that happen inside the magnetic material by operating it has high frequencies. The magnetic flux density (B) within the magnetic field loop has an AC component caused by the AC component of the current flowing through the coil. See Inductor Design section for more details.

\[ P_{core} = P_V(f_{sw}, B_{ac}) \times Displacement \times Volume_{core} \]  

Equation 23

**Thermals**

While the circuit may not have the losses calculated above appear in the output current and voltage, they exist as heat within the individual contributors. Thermal design is all about moving the heat generated by losses away from its origin to the ambient environment. The temperature difference at a given location from ambient is a function of how well heat is transferred to ambient from that location. The temperatures of highest concern are at the IC die usually rated for 85 to 150°C. Heat dissipation can be modeled as a circuit with a current source representing the device losses, resistors representing thermal resistance, and a voltage source representing ambient temperature above absolute zero. The temperature at the junction can be calculated with Equation 24.

\[ T_j = P_{loss}(R_{\theta jc} + R_{\theta ca}) + Ambient \]  

Equation 24

The thermal resistances themselves can be calculated physically. Resistances between solids such as junction to case and case to PCB transfer heat through conduction with a length over area tradeoff much like electric conduction also featuring a thermal resistivity given by Equation 25. Transfer between a solid and a gas is accomplished through convection which relies on the area of contact and the gas conditions given by its Reynold number (hc) in Equation 26. Radiation emitting from a device can also transfer heat through a \((T^4)\) relationship over an exposed area times the Boltzmann constant \((k_B)\). The reflectivity or shininess of an exposed surface also effects how well it gives off radiation through an emissivity constant \((\varepsilon)\) ranging from 0 to 1. Heatsinks can raise the surface area for convection and radiation transfers.

\[ R_{\theta conduction} = \frac{\rho L}{A} \]  

Equation 25

\[ R_{\theta convection} = \frac{1}{h_c A} \]  

Equation 26

\[ Q_{radiation} = \varepsilon k_B A T^4 \]  

Equation 27
**Thermal Constants**

\[ \rho_{\text{Cu}} = 2.4 \text{mmK/W} \]
\[ \rho_{\text{Al}} = 4.2 \text{mmK/W} \]
\[ \rho_{\text{FR4}} = 3.4 \text{mK/W} \]

\[ h_{\text{air over horizontal plane}} = 100 \text{W/m}^2\text{K} \]
\[ k_B = 1.38 \times 10^{-23} \text{ m}^2\text{kg/s}^2\text{K} \]

**Printed Circuit Board Layout**

Layout is implementing an idealized schematic, so the main goal of layout should be to stay as close to ideal as possible through the minimization of parasites. Traces have parasitic capacitance between all other metal. Traces will have lumped series resistance given by Equation 28, and parasitic inductance can be ballparked by Equation 29 and the following website: https://www.emisoftware.com/calculator/microstrip/

\[ R_{\text{trace}} = \frac{\rho_{\text{Cu} \cdot \text{trace}}}{W_{\text{trace}} H_{\text{trace}}} \]  
Equation 28

\[ L \approx \frac{\mu A}{d} \]  
Equation 29

We want to minimize L in the switching loop, so the key is the make the \((d)\) in Equation 29 be the height of the board or the light from one of the surfaces to the ground plane in a four-layer board. Another important loop is the gating loop. Placing the driver as close to the switching devices as possible is a general method. Estimating the parasitic inductance here can help determine the ringing we want to dampen at our transistors’ gates as described in the Gate Driver selection.

**Layout Constants for 4 Layer FR4**

\[ H_{\text{1oz copper}} = 35 \mu\text{m} \]
\[ H_{\text{2oz copper}} = 70 \mu\text{m} \]
\[ \text{Min Feature Size} = 0.3 \text{mm} \]

\[ \text{Total board height} = 1.6 \text{mm} \]
\[ \varepsilon_{\text{FR4}} = 4 \]
\[ \rho_{\text{Cu}} = 1.68 \times 10^{-8} \Omega\text{m} \]
Transistor Selection

The transistors are the switching devices in the switch mode power supply name. Their on resistance and capacitances are key losses. Their package determines the largest thermal resistances on the board, and the package sets the length of the switching loop. Their gate voltage will also determine what class of PWM drivers can be used. The semiconductor market has produced a multitude of transistors all with different knobs turned in each of the above concerns to try to match the perfect application with the leading performance. Here is a short list of what devices are out there in the different Technologies:

<table>
<thead>
<tr>
<th>Material</th>
<th>Manufacturers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Silicon (Si)</td>
<td>TI’s NextFET</td>
</tr>
<tr>
<td>Gallium Nitride (GaN)</td>
<td>EPC, GaNSystems</td>
</tr>
<tr>
<td>Silicon Carbide (SiC)</td>
<td>Wolfspeed</td>
</tr>
</tbody>
</table>

Capacitor Selection

As shown in the operation, the output capacitor needs to handle the peak-to-peak inductor current while mitigating the voltage ripple at the output. Losses are usually low with ever shrinking equivalent series resistance (ESR) as the materials move towards Barium Titanate ceramics for small to medium capacitances and Aluminum polymers for large capacitances. Both technologies follow the trend toward lower voltages, so Aluminum Electrolytics still have their place with high voltage tolerances at the cost of size and lifetime. An invaluable tool in the industry is K-Sim from KEMET allowing the user to see how a given product will fair in our operating conditions: [https://ksim3.kemet.com/](https://ksim3.kemet.com/)

Gate Driver

To get the most out of a good switching device, it must be turned on and off quickly. Slow operation represents additional losses, lower effective duty ratio, and more switching harmonics. Gate drivers provide a low impedance path for current to quickly drain or source the gate charge needed to change the on state of the switch. This is the same as saying that the RC time constant is small as shown in the figure below using the Thevenin model of a direct versus driven gate. Another concern is referencing. The FET connecting the switching node to ground will always share the same ground as the gate driver, but the high side FET is referenced to the switching node which is moving between (Vin) and (GND) every switching event. The solution is to drive the top FET with a switch node referenced driver using a technique called bootstrapping. Bootstrapping makes a temporary supply for the top driver that becomes isolated from the rest of the gate driver once it is needed for the top switch. When it is not needed, the temporary source is replenished by the main driver supply.
Now that the FET can be switching quickly, we must ensure that the gate is unharmed during this fast operation. By removing the bulk of the impedance to the gate we have allowed the gate to source capacitance to possibly resonate with the inductance in our layout path for the switching loop. This can cause the gate voltage to overshoot the desired value and approach the breakdown voltage for the \( V_{gs} \) capacitor. A small amount of resistance can be reintroduced in series with the gate to ensure that the ringing at the gate is perfectly damped.

\[
R_{series} = 2 \sqrt{\frac{L}{C}} - R_g - R_{Driver MIN}
\]

Equation 30

**Inductor Design**

Inductors are passives that hold benefits for custom designs. Off the shelf potted inductors can be found at companies like CoilCraft using their power tool: [https://www.coilcraft.com/en-us/tools/power-inductor-finder/#/search](https://www.coilcraft.com/en-us/tools/power-inductor-finder/#/search)

A more practical inductor to make yourself is a gapped core inductor consisting of a core material, a geometry for that material, a gap with length \((l_g)\), and a coil to wrap around the core. With a high enough permeability, the core material will determine, unit volume core losses and saturating magnetic field density. Core loss is estimated using the empirical Steinmetz given by Equation 31 from a similar graph as the one given below for the core material 3F36 from FerroxCube. \((K_f)\) is a constant with \((\alpha)\) and \((\beta)\) as just the slope of the graph’s log-log scale. While loss is determined by the changing field, saturation is avoided by keeping the peak \((B)\) field under a reasonable tolerance of the rated maximum such as 75%.

\[
P_V = K_f B_{ac fsw}^{\beta} f_{sw}^{\alpha}
\]

Equation 31
Circuits can model the relationship between magnetic flux density and current just like electric circuits model current and voltage respectively. A magnetic material or gap will follow the analogy. Ohm’s law can now be given for a quality called reluctance as opposed to resistance.

\[ R = \frac{l}{\mu A_{\text{cross}}} \]  

Equation 32

Magnetic Circuit for a Gapped Core
The following two equations from this circuit model can be used to find \((N)\) and \((\lg)\) for a selected geometry and material. Optimistically, you can fill half the space in the core \((A_{\text{winding}})\) with a long enough wire \((l_{\text{winding}})\) for the coil. The resistance for that winding is Equation 35.

\[
B = \frac{\mu gNl}{l_g}
\]  
Equation 33

\[
L = \frac{N^2}{\mu gA_c + \mu cA_c} \approx \frac{\mu gN^2A}{l_g}
\]  
Equation 34

\[
R_{cu} = \rho_{cu} \frac{2Nl_{wingind}}{A_{wingind}}
\]  
Equation 35

**Small-Signal Modeling**

A buck converter is a time dependent and roughly linear system, but we can make one assumption to find the LTI approximation. First, we need to write out the differential equation for both the state vectors, \((I_L)\) and \((V_c)\) for the positive and negative duty cycle. Then we can average the two phases together and separate each time varying term into its constant and varying pieces. Finally, assume that all varying terms multiplied by other varying term are insignificantly small. After that you can solve for \((V_c)\) in terms of the small signal parameters representing each input variation’s effect on the buck converter. The last step is to move everything over to the S-domain for classical controls design.

\[
\phi_1: L \frac{dI_L}{dt} = V_{in} - V_{out} \quad C \frac{dV_c}{dt} = I_L - \frac{V_c}{R} - I_O
\]  
Equation 36

\[
\phi_2: L \frac{dI_L}{dt} = -V_{out} \quad C \frac{dV_c}{dt} = I_L - \frac{V_c}{R} - I_O
\]  
Equation 37

\[
L \frac{dI_L}{dt} = D(V_{in} - V_{out}) + (1 - D)(-V_{out}) = DV_{in} - V_{out}
\]  
Equation 38

\[
C \frac{dV_c}{dt} = I_L - \frac{V_c}{R} - I_O
\]  
Equation 39

\[
\bar{V}_c = \frac{D/V_{in}}{s^2 + \frac{1}{RC}S + \frac{1}{LC}} + \frac{V_{in}/LC}{s^2 + \frac{1}{RC}S + \frac{1}{LC}} \bar{d} + \frac{-1/C}{s^2 + \frac{1}{RC}S + \frac{1}{LC}} \bar{I}_O
\]  
Equation 40

Each source of output variation is grouped into its own transfer term.

\[
\bar{V}_c = G_{vs} \bar{V}_{in} + G_{vd} \bar{d} + Z_o \bar{I}_O
\]  
Equation 41
Control

The goal of control is to maintain the desired output voltage with known dynamic responses to each of the input variations found in the modeling above. The current open loop system is shown below. We want to close the duty cycle loop allowing the converter to self-regulate by changing the duty, so that no matter what happens to the output current or input voltage, the output voltage always mirrors a reference. The output is fed back with a scaling factor \( H \) then subtracted from the reference to create an error signal. \( G_c \) sets the dynamics of how that error signal changes the duty cycle feeding into \( G_{vd} \) to adjust the output accordingly.

\[
T(S) = \frac{K_c \left( \frac{S}{\omega_{p1} + 1} \right) \left( \frac{S}{\omega_{p2} + 1} \right)}{S} \ast \frac{K_{ol}}{\left( \frac{S}{\omega_{p1} + 1} \right) \left( \frac{S}{\omega_{p2} + 1} \right)} = \frac{K_c K_{ol}}{S}
\]

Equation 42

\[2\pi f_c = \omega_c = K_c K_{ol}\]

Equation 43

\[f_c \approx f_{sw}/10\]

Equation 44
New transfers can be defined for the closed loop system. The response to an input change is historically called audio-susceptibility ($A_{cl}$), the output current response is now simply ($Z_{cl}$), and ($V_{ref}$) changes are processed by the command step.

$$Z_{CL} = \frac{Z_o}{1+T}$$  \hspace{1cm} \text{Equation 45}

$$A_{CL} = \frac{G_{vs}}{1+T}$$  \hspace{1cm} \text{Equation 46}